In a pipelined processor, which hazard occurs when the current instruction depends on the result of a previous instruction that has not yet completed?
a) Structural hazard
b) Data hazard
c) Control hazard
d) Pipeline hazard