The first one contains, separate data, and the second one contains, instruction busses. It is possible to have two separate memory systems for this kind of architecture. Having two separate memories allows transfers to be simultaneously no matter where it comes from, be it from a cache or memory.
